Core I5-520M - Intel - WikiChip

Edit Values
Intel Core i5-520M
General Info
DesignerIntel
ManufacturerIntel
Model Numberi5-520M
Part NumberBX80617I5520M, CP80617004119AE, CN80617004119AE
S-SpecSLBNB, SLBNA, SLBU3, SLBU4
MarketMobile, Embedded
IntroductionJanuary 7, 2010 (announced)January 7, 2010 (launched)
End-of-lifeOctober 19, 2012 (last order)January 18, 2013 (last shipment)
Release Price$225
ShopAmazon
General Specs
FamilyCore i5
Seriesi5-500
LockedYes
Frequency2399.99 MHz
Turbo FrequencyYes
Turbo Frequency2,933.33 MHz (1 core),2,666.66 MHz (2 cores)
Bus typeDMI 1.0
Bus rate1 × 2.5 GT/s
Clock multiplier18
CPUID0x20655
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureWestmere
PlatformCalpella
ChipsetIbex Peak
Core NameArrandale
Core Family6
Core Model37
Core SteppingK0, C2
Process32 nm
Transistors382,000,000
TechnologyCMOS
Die81 mm²
Word Size64 bit
Cores2
Threads4
Max Memory8 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP35 W
Tjunction0 °C – 105 °C
Tstorage-25 °C – 125 °C
Packaging
PackagerPGA-988A (rPGA)rPGA988A.svg
Dimension36 mm x 35 mm x 2.12 mm
Pitch1 mm
Pin Count988
SocketSocket-G1 (PGA)
PackageBGA-1288 (BGA)BGA-1288.svg
Dimension34 mm x 28 mm x 2.1 mm
Pitch0.7 mm
Pin Count1288

Core i5-520M is a 64-bit x86 dual-core mobile microprocessor introduced by Intel in 2010. This processor, which is based on the Westmere microarchitecture (Arrandale core), is manufactured on a 32 nm process. This MPU operates at a base frequency of 2.40 GHz with a Turbo Boost frequency of 2.93 GHz and a TDP of 35 W. This processor incorporated the HD Graphics (Ironlake) IGP on the same package operating at a base frequency of 500.00 MHz and a burst frequency of 766.00 MHz.

Contents

  • 1 Cache
  • 2 Memory controller
  • 3 Expansions
  • 4 Graphics
  • 5 Features

Cache[edit]

Main article: Westmere § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.Note: All units are in kibibytes and mebibytes.
L1$128 KiB131,072 B 0.125 MiB
L1I$64 KiB65,536 B 0.0625 MiB 2x32 KiB4-way set associativewrite-back
L1D$64 KiB65,536 B 0.0625 MiB 2x32 KiB8-way set associativewrite-back
L2$512 KiB0.5 MiB 524,288 B 4.882812e-4 GiB
  2x256 KiB8-way set associativewrite-back
L3$3 MiB3,072 KiB 3,145,728 B 0.00293 GiB
  2x1.5 MiB12-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg Integrated Memory Controller
Max TypeDDR3-1280
Supports ECCNo
Max Mem8 GiB
Controllers1
Channels2
Max Bandwidth15.88 GiB/s16,261.12 MiB/s 17.051 GB/s 17,051.02 MB/s 0.0155 TiB/s 0.0171 TB/s
Bandwidth Single 7.942 GiB/sDouble 15.88 GiB/s
Physical Address (PAE)36 bit

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg Expansion Options
PCIe
Revision2.0
Max Lanes16
Configs1x16

Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg Integrated Graphics Information
GPUHD Graphics (Ironlake)
DesignerIntelDevice ID0x0046
Execution Units12Max Displays2
Frequency500 MHz0.5 GHz 500,000 KHz Burst Frequency766 MHz0.766 GHz 766,000 KHz
Standards
DirectX10.1
OpenGL2.1
Additional Features
Intel Flexible Display Interface (FDI)
Intel Clear Video
Intel Clear Video HD

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AESAES Encryption Instructions
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 1.0Turbo Boost Technology 1.0
EISTEnhanced SpeedStep Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
Flex MemoryFlex Memory Access
FMAFast Memory Access (w\ GMCH)

Từ khóa » Chip M520