Phase Noise In Hspice | Forum For Electronics

Skip to main content Continue to Site

• Forums New posts Search forums
• Best Answers
• What's new New posts New media New media comments New blog entries New resources New profile posts New blog entry comments Latest activity
• Media New media New comments Search media
• Blogs New entries New comments Latest reviews Blog list Author list Search blogs
• Help
• Rules

Log in Register What's new Search

Search

Everywhere Threads This forum This thread Search titles and first posts only Search titles only By: Search Advanced search…

• New posts
• Search forums

Menu Log in Register Navigation Install the app Install How to install the app on iOS

Follow along with the video below to see how to install our site as a web app on your home screen.

Note: This feature may not be available in some browsers.

More options Contact us Close Menu

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

• Analog Design
• Analog Circuit Design

You are using an out of date browser. It may not display this or other websites correctly.You should upgrade or use an alternative browser. phase noise in hspice

• Thread starter parnia
• Start date Feb 15, 2016

Status Not open for further replies. P

parnia

Newbie level 3

Joined Nov 14, 2015 Messages 4 Helped 0 Reputation 0 Reaction score 0 Trophy points 1 Visit site Activity points 28 Hi all I'm master student. i want to simulate phase noise of phase locked loop in HSPICE RF. but when i simulate it, I see this warning:

Warning: HB_WARN.3: HB oscillator convergence failure. Oscillator analysis terminated. Click to expand...

even this warning be seen for an ideal vco. My netlist for define ideal vco as follows: Code: *******VCO DEMO****************** .option POST .TRAN .01n 100n ***********************vco_define*************** Evco nco 0 vol='0+1.8*sin(6.28*1e9*V(vctrl)*time)' Vcontrol vctrl 0 pwl (0 0 100n .1) R1 nco 0 10meg **************** Harmonic Balance Test Bench**** .HBOSC tones=150meg nharms=10 PROBENODE=nco,0,0.9 .PHASENOISE v(nco) dec 10 0 300meg .END please help me? thanks. Last edited by a moderator: Feb 15, 2016

andre_luis

Super Moderator

Staff member Joined Nov 7, 2006 Messages 9,654 Helped 1,191 Reputation 2,401 Reaction score 1,219 Trophy points 1,403 Location Brazil www.linkedin.com Activity points 56,001 The problem is that you are performing an analysis using a voltage source with a frequency near to the standard time step of simulator. P

parnia

Newbie level 3

Joined Nov 14, 2015 Messages 4 Helped 0 Reputation 0 Reaction score 0 Trophy points 1 Visit site Activity points 28 dear andre_teprom thanks for your reply, how I can solve it? what is your end of from ''frequency near to the standard time step of simulator''???

andre_luis

Super Moderator

Staff member Joined Nov 7, 2006 Messages 9,654 Helped 1,191 Reputation 2,401 Reaction score 1,219 Trophy points 1,403 Location Brazil www.linkedin.com Activity points 56,001 You can reduce the time-step size by setting new values for the arguments RMIN and TSTEP with the .TRAN command. P

parnia

Newbie level 3

Joined Nov 14, 2015 Messages 4 Helped 0 Reputation 0 Reaction score 0 Trophy points 1 Visit site Activity points 28 I do it, But the problem is not resolved I set the step_time=1p or 10p or 100p but The result was not changed!!! also I set the initial point as follow : .ic nco=.9 vctrl=.9 and the problem is still there.

andre_luis

Super Moderator

Staff member Joined Nov 7, 2006 Messages 9,654 Helped 1,191 Reputation 2,401 Reaction score 1,219 Trophy points 1,403 Location Brazil www.linkedin.com Activity points 56,001 Changing just one parameter do not suffice; You should search for some guide to take the proper methodology for solving such a kind of problem like that:

• Solving SPICE Convergence Problems

P

parnia

Newbie level 3

Joined Nov 14, 2015 Messages 4 Helped 0 Reputation 0 Reaction score 0 Trophy points 1 Visit site Activity points 28 [moved]phase noise in hspice hi can you solve your oscillator convergence problem ? can you help me? I have a same problem. thank you

andre_luis

Super Moderator

Staff member Joined Nov 7, 2006 Messages 9,654 Helped 1,191 Reputation 2,401 Reaction score 1,219 Trophy points 1,403 Location Brazil www.linkedin.com Activity points 56,001 Re: [moved]phase noise in hspice Unfortunately, I do not have SPICE installed on my PC, but despite that, as you informed that you are a master student, it's an excellent opportunity to learn by doing. The most important general tips have been already provided, and from now on it's up to you make trial and error attempts in order to obtain the appropriate configuration parameters for YOUR particular case. Furthermore, you did not say what progress obtained by reading the document suggested above.

pancho_hideboo

Advanced Member level 5

Joined Oct 21, 2006 Messages 2,847 Helped 767 Reputation 1,536 Reaction score 733 Trophy points 1,393 Location Real Homeless www.youtube.com Activity points 17,490

parnia said: *******VCO DEMO****************** .option POST .TRAN .01n 100n ***********************vco_define*************** Evco nco 0 vol='0+1.8*sin(6.28*1e9*V(vctrl)*time)' Vcontrol vctrl 0 pwl (0 0 100n .1) R1 nco 0 10meg **************** Harmonic Balance Test Bench**** .HBOSC tones=150meg nharms=10 PROBENODE=nco,0,0.9 .PHASENOISE v(nco) dec 10 0 300meg .END Click to expand...

You use behavioral expression which include system variable "time". Generally HB Analysis can't treat behavioral expression which include system variable "time". This is true for $abstime in Verilog-A. Try to use .SNOSC (Autonomous Shooting Newton Analysis) instead of .HBOSC (Autonomous HB Analysis). And your circuit is no more than driven circuit. You don't have to invoke autonomous analyses such as ".HBOSC" and ".SNOSC" at all. Simply use ".SN". If you use special system task, $cds_set_rf_source_info() in Verolog-A of Cadence Spectre, you can treat behavioral expression which include $abstime in HB Analysis. However this is not true for HB Analysis of Synopsys HSPICE. Status Not open for further replies.

Similar threads

• T Error/Warning in DC convergence in Cadence Spectre
  • Started by theguardian2001
  • Sep 29, 2024
  • Replies: 9
  Analog Circuit Design
• C TSMC 16nm/10nm HSPICE library requirement
  • Started by chihcheng
  • Mar 23, 2024
  • Replies: 1
  Analog Circuit Design
• M Lt spice simulation of transimpedance converter circuit
  • Started by mina1
  • Jun 26, 2024
  • Replies: 0
  Analog Circuit Design
• Y trace noise in opamp circuit
  • Started by yefj
  • Feb 4, 2024
  • Replies: 7
  Analog Circuit Design
• M Hspice simulation trannoise for a sub-circuit?
  • Started by mpig09
  • Aug 11, 2023
  • Replies: 0
  Analog Circuit Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

• Analog Design
• Analog Circuit Design

• This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register. By continuing to use this site, you are consenting to our use of cookies. Accept Learn more…

Back Top